ISL6552

The ISL6552 multi-phase PWM control IC together with its companion gate drivers, the HIP6601, HIP6602 or HIP6603 and external Intersil MOSFETs provides a precision voltage regulation system for advanced microprocessors. Multi-phase power conversion is a marked departure from earlier single phase converter configurations previously employed to satisfy the ever increasing current demands of modern microprocessors. Multi-phase converters, by distributing the power and load current results in smaller and lower cost transistors with fewer input and output capacitors. These reductions accrue from the higher effective conversion frequency with higher frequency ripple current due to the phase interleaving process of this topology. For example, a three phase converter operating at 350 kHz will have a ripple frequency of 1.05 MHz . Moreover, greater converter bandwidth of this design results in faster response to load transients.

Outstanding features of this controller IC include programmable VID codes from the microprocessor that range from 1.05 V to 1.825 V with a system accuracy of $\pm 1 \%$. Pull up currents on these VID pins eliminates the need for external pull up resistors. In addition "droop" compensation, used to reduce the overshoot or undershoot of the CORE voltage, is easily programmed with a single resistor.

Another feature of this controller IC is the PGOOD monitor circuit which is held low until the CORE voltage increases, during its Soft-Start sequence, to within $10 \%$ of the programmed voltage. Over-voltage, $15 \%$ above programmed CORE voltage, results in the converter shutting down and turning the lower MOSFETs ON to clamp and protect the microprocessor. Under voltage is also detected and results in PGOOD low if the CORE voltage falls $10 \%$ below the programmed level. Over-current protection reduces the regulator RMS output current to $41 \%$ of the programmed over-current trip value. These features provide monitoring and protection for the microprocessor and power system.

## Features

- Multi-Phase Power Conversion
- Precision Channel Current Sharing
- Loss Less Current Sampling - Uses ridS(ON)
- Precision CORE Voltage Regulation
- $\pm 1 \%$ System Accuracy Over Temperature
- Microprocessor Voltage Identification Input
- 5-Bit VID Input
- 1.05 V to 1.825 V in 25 mV Steps
- Programmable "Droop" Voltage
- Fast Transient Recovery Time
- Over Current Protection
- Automatic Selection of 2, 3, or 4 Phase Operation
- High Ripple Frequency (Channel Frequency) Times Number Channels .100 kHz to 6 MHz
- QFN Package:
- Compliant to JEDEC PUB95 MO-220 QFN - Quad Flat No Leads - Package Outline
- Near Chip Scale Package footprint, which improves PCB efficiency and has a thinner profile
- Pb-free available


## Ordering Information

| PART NUMBER | TEMP. ${ }^{\circ}{ }^{\circ}$ C) | PACKAGE | PKG. DWG. \# |
| :--- | :---: | :--- | :--- |
| ISL6552CB | 0 to 70 | 20 Ld SOIC | M20.3 |
| ISL6552CBZ <br> (See Note) | 0 to 70 | 20 Ld SOIC <br> (Pb-free) | M20.3 |
| ISL6552CR | 0 to 70 | 20 Ld 5x5 QFN | L20.5x5 |
| ISL6552CRZ <br> (See Note) | 0 to 70 | 20 Ld 5x5 QFN <br> (Pb-free) | L20.5x5 |

*Add "-T" suffix to part number for tape and reel packaging.
NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which is compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J Std-020B.

Pinouts



## Simplified Power System Diagram



## Functional Pin Description



ISL6552CR (20 LEAD 5x5 QFN)


## VID3, VID2, VID1, VID0 and VID25mV

Voltage Identification inputs from microprocessor. These pins respond to TTL and 3.3V logic signals. The ISL6552 decodes VID bits to establish the output voltage. See Table 1.

## COMP

Output of the internal error amplifier. Connect this pin to the external feedback and compensation network.

## FB

Inverting input of the internal error amplifier.

## FS/DIS

Channel frequency, $\mathrm{F}_{S W}$, select and disable. A resistor from this pin to ground sets the switching frequency of the converter. Pulling this pin to ground disables the converter and three states the PWM outputs. See Figure 10.

## GND

Bias and reference ground. All signals are referenced to this pin.

## VSEN

Power good monitor input. Connect to the microprocessorCORE voltage.

## PWM1, PWM2, PWM3 and PWM4

PWM outputs for each driven channel in use. Connect these pins to the PWM input of a HIP6601, HIP6602, HIP6603 driver. For systems which use 3 channels, connect PWM4 high. Two channel systems connect PWM3 and PWM4 high.

## ISEN1, ISEN2, ISEN3 and ISEN4

Current sense inputs from the individual converter channel's phase nodes. Unused sense lines MUST be left open.

## PGOOD

Power good. This pin provides a logic-high signal when the microprocessor CORE voltage (VSEN pin) is within specified limits and Soft-Start has timed out.

VCC
Bias supply. Connect this pin to a 5 V supply.

## Typical Application - 2 Phase Converter Using HIP6601 Gate Drivers



## Typical Application - 4 Phase Converter Using HIP6602 Gate Drivers



## Absolute Maximum Ratings

Supply Voltage, VCC
.....................77V
Input, Output, or I/O Voltage . . . . . . . . . . GND -0.3 V to VCC +0.3 V
ESD Classification
.1.5KV

## Recommended Operating Conditions

Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C} \mathrm{C}$ to $7 \mathrm{ta}^{\circ} \mathrm{C} \mathrm{C}$

## Thermal Information

Thermal Resistance $\quad \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \quad \theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
SOIC Package (Note 1) . . ............ 65 NA
QFN Package (Notes 2, 3)........... 33 . 4.5
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range . . . . . . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
(SOIC - Lead Tips Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
2. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
3. For $\theta_{\mathrm{Jc}}$, the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications Operating Conditions: VCC $=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY POWER |  |  |  |  |  |
| Input Supply Current | $\mathrm{R}_{\mathrm{T}}=100 \mathrm{k}$ 仡 | - | 10 | 15 | mA |
| POR (Power-On Reset) Threshold | VCC Rising | 4.25 | 4.38 | 4.5 | V |
|  | VCC Falling | 3.75 | 3.88 | 4.00 | V |
| REFERENCE AND DAC |  |  |  |  |  |
| DAC Voltage Accuracy |  | -1 | - | 1 | \% |
| DAC Pin Input Low Voltage Threshold |  | - | - | 0.8 | V |
| DAC Pin Input High Voltage Threshold |  | 2.0 | - | - | V |
| VID Pull-Up | $\mathrm{VIDx}=0 \mathrm{~V}$ or $\mathrm{VIDx}=3 \mathrm{~V}$ | 10 | 20 | 40 | $\mu \mathrm{A}$ |
| OSCILLATOR |  |  |  |  |  |
| Frequency, FSW | $\mathrm{R}_{\mathrm{T}}=100 \mathrm{k} \Omega, \pm 1 \%$ | 224 | 280 | 336 | kHz |
| Adjustment Range | (See Figure 10) | 0.05 | - | 1.5 | MHz |
| Disable Voltage | Maximum voltage at FS/DIS to disable controller. $\mathrm{I}_{\text {FS/DIS }}=1 \mathrm{~mA}$. | - | 1.2 | 1.0 | V |
| ERROR AMPLIFIER |  |  |  |  |  |
| DC Gain | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K}$ to ground | - | 72 | - | dB |
| Gain-Bandwidth Product | $C_{L}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{~K}$ to ground | - | 18 | - | MHz |
| Slew Rate | $C_{L}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{~K}$ to ground | - | 5.3 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Maximum Output Voltage | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K}$ to ground | 3.6 | 4.1 | - | V |
| Minimum Output Voltage | $R_{L}=10 \mathrm{~K}$ to ground | - | 0.16 | 0.5 | V |
| ISEN |  |  |  |  |  |
| Full Scale Input Current |  | - | 50 | - | $\mu \mathrm{A}$ |
| Over-Current Trip Level |  | - | 82.5 | - | $\mu \mathrm{A}$ |
| POWER GOOD MONITOR |  |  |  |  |  |
| Under-Voltage Threshold | VSEN Rising | - | 0.92 | - | $V_{\text {DAC }}$ |
| Under-Voltage Threshold | VSEN Falling | - | 0.90 | - | $V_{\text {DAC }}$ |
| PGOOD Low Output Voltage | $\mathrm{I}_{\mathrm{PGOOD}}=4 \mathrm{~mA}$ | - | 0.18 | 0.4 | V |
| PROTECTION |  |  |  |  |  |
| Over-Voltage Threshold | VSEN Rising | 1.12 | 1.15 | 1.2 | $V_{\text {DAC }}$ |
| Percent Over-Voltage Hysteresis | VSEN Falling after Over-Voltage | - | 2 | - | \% |



FIGURE 1. SIMPLIFIED BLOCK DIAGRAM OF THE ISL6552 VOLTAGE AND CURRENT CONTROL LOOPS FOR A TWO POWER CHANNEL REGULATOR

## Operation

Figure 1 shows a simplified diagram of the voltage regulation and current control loops. Both voltage and current feedback are used to precisely regulate voltage and tightly control output currents, $\mathrm{I}_{\mathrm{L} 1}$ and $\mathrm{I}_{\mathrm{L} 2}$, of the two power channels. The voltage loop comprises the error amplifier, comparators, gate drivers and output MOSFETs. The error amplifier is essentially connected as a voltage follower that has as an input, the programmable reference DAC and an output that is the CORE voltage.

## Voltage Loop

Feedback from the CORE voltage is applied via resistor $R_{I N}$ to the inverting input of the error amplifier. This signal can drive the error amplifier output either high or low, depending upon the CORE voltage. Low CORE voltage makes the amplifier output move towards a higher output voltage level. Amplifier output voltage is applied to the positive inputs of the comparators via the correction summing networks. Out-of-phase sawtooth signals are applied to the two comparators inverting inputs. Increasing error amplifier voltage results in increased comparator output duty cycle. This
increased duty cycle signal is passed through the PWM circuit with no phase reversal and on to the HIP6601, again with no phase reversal for gate drive to the upper MOSFETs, Q1 and Q3. Increased duty cycle or ON time for the MOSFET transistors results in increased output voltage to compensate for the low output voltage sensed.

## Current Loop

The current control loop works in a similar fashion to the voltage control loop, but with current control information applied individually to each channel's comparator. The information used for this control is the voltage that is developed across r $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$ of each lower MOSFET, Q2 and Q4, when they are conducting. A single resistor converts and scales the voltage across the MOSFETs to a current that is applied to the current sensing circuit within the ISL6552. Output from these sensing circuits is applied to the current averaging circuit. Each PWM channel receives the difference current signal from the summing circuit that compares the average sensed current to the individual channel current. When a power channel's current is greater than the average current, the signal applied via the summing correction circuit to the comparator, reduces the
output pulse width of the comparator to compensate for the detected "above average" current in that channel.

## Droop Compensation

In addition to control of each power channel's output current, the average channel current is also used to provide CORE voltage "droop" compensation. Average full channel current is defined as $50 \mu \mathrm{~A}$. By selecting an input resistor, $\mathrm{R}_{\mathrm{IN}}$, the amount of voltage droop required at full load current can be programmed. The average current driven into the FB pin results in a voltage increase across resistor $R_{I N}$ that is in the direction to make the error amplifier "see" a higher voltage at the inverting input, resulting in the error amplifier adjusting the output voltage lower. The voltage developed across $R_{I N}$ is equal to the "droop" voltage. See the "Current Sensing and

## Balancing" section for more details.

## Applications and Converter Start-Up

Each PWM power channel's current is regulated. This enables the PWM channels to accurately share the load current for enhanced reliability. The HIP6601, HIP6602 or HIP6603 MOSFET driver interfaces with the ISL6552. For more information, see the HIP6601, HIP6602 or HIP6603 data sheets [1][2].

The ISL6552 is capable of controlling up to 4 PWM power channels. Connecting unused PWM outputs to VCC automatically sets the number of channels. The phase relationship between the channels is $360^{\circ}$ /number of active PWM channels. For example, for three channel operation, the PWM outputs are separated by $120^{\circ}$. Figure 2 shows the PWM output signals for a four channel system.


FIGURE 2. FOUR PHASE PWM OUTPUT AT 500kHz
Power supply ripple frequency is determined by the channel frequency, $\mathrm{F}_{\text {SW }}$, multiplied by the number of active channels. For example, if the channel frequency is set to 250 kHz and there are three phases, the ripple frequency is 750 kHz .

The IC monitors and precisely regulates the CORE voltage of a microprocessor. After initial start-up, the controller also provides protection for the load and the power supply. The following section discusses these features.

## Initialization

The ISL6552 usually operates from an ATX power supply. Many functions are initiated by the rising supply voltage to the VCC pin of the ISL6552. Oscillator, sawtooth generator, softstart and other functions are initialized during this interval. These circuits are controlled by POR, Power-On Reset. During this interval, the PWM outputs are driven to a three state condition that makes these outputs essentially open. This state results in no gate drive to the output MOSFETs.

Once the VCC voltage reaches $4.375 \mathrm{~V}( \pm 125 \mathrm{mV})$, a voltage level to insure proper internal function, the PWM outputs are enabled and the Soft-Start sequence is initiated. If for any reason, the VCC voltage drops below $3.875 \mathrm{~V}( \pm 125 \mathrm{mV})$. The POR circuit shuts the converter down and again three states the PWM outputs.

## Soft-Start

After the POR function is completed with VCC reaching 4.375 V , the Soft-Start sequence is initiated. Soft-Start, by its slow rise in CORE voltage from zero, avoids an over-current condition by slowly charging the discharged output capacitors. This voltage rise is initiated by an internal DAC that slowly raises the reference voltage to the error amplifier input. The voltage rise is controlled by the oscillator frequency and the DAC within the ISL6552, therefore, the output voltage is effectively regulated as it rises to the final programmed CORE voltage value.

For the first 32 PWM switching cycles, the DAC output remains inhibited and the PWM outputs remain three stated. From the 33rd cycle and for another, approximately 150 cycles the PWM output remains low, clamping the lower output MOSFETs to ground, see Figure 3. The time variability is due to the error amplifier, sawtooth generator and comparators moving into their active regions. After this short interval, the PWM outputs are enabled and increment the PWM pulse width from zero duty cycle to operational pulse width, thus allowing the output voltage to slowly reach the CORE voltage. The CORE voltage will reach its programmed value before the 2048 cycles, but the PGOOD output will not be initiated until the 2048th PWM switching cycle.

The Soft-Start time or delay time, DT = 2048/FSW. For an oscillator frequency, $\mathrm{F}_{\text {SW }}$, of 200 kHz , the first 32 cycles or $160 \mu \mathrm{~s}$, the PWM outputs are held in a three state level as explained above. After this period and a short interval described above, the PWM outputs are initiated and the voltage rises in 10.08 ms , for a total delay time DT of 10.24 ms .

Figure 3 shows the start-up sequence as initiated by a fast rising 5V supply, VCC, applied to the ISL6552. Note the short
rise to the three state level in PWM 1 output during first 32 PWM cycles.

Figure 4 shows the waveforms when the regulator is operating at 200 kHz . Note that the Soft-Start duration is a function of the channel frequency as explained previously. Also note the pulses on the COMP terminal. These pulses are the current correction signal feeding into the comparator input (see the Block Diagram).

Figure 5 shows the regulator operating from an ATX supply. In this figure, note the slight rise in PGOOD as the 5V supply rises. The PGOOD output stage is made up of NMOS and PMOS transistors. On the rising VCC, the PMOS device becomes active slightly before the NMOS transistor pulls "down", generating the slight rise in the PGOOD voltage.


FIGURE 3. START-UP OF 4 PHASE SYSTEM OPERATING AT 500 kHz


FIGURE 4. START-UP OF 4 PHASE SYSTEM OPERATING AT 200kHz

$\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, CORE LOAD CURRENT $=31 \mathrm{~A}$
FREQUENCY 200kHz
ATX SUPPLY ACTIVATED BY ATX "PS-ON PIN"
FIGURE 5. SUPPLY POWERED BY ATX SUPPLY
Note that Figure 5 shows the 12 V gate driver voltage available before the 5 V supply to the ISL6552 has reached its threshold level. If conditions were reversed and the 5 V supply was to rise first, the start-up sequence would be different. In this case the ISL6552 will sense an over-current condition due to charging the output capacitors. The supply will then restart and go through the normal Soft-Start cycle.

## Fault Protection

The ISL6552 protects the microprocessor and the entire power system from damaging stress levels. Within the ISL6552 both Over-Voltage and Over-Current circuits are incorporated to protect the load and regulator.

## Over-Voltage

The VSEN pin is connected to the microprocessor CORE voltage. A CORE over-voltage condition is detected when the VSEN pin goes more than $15 \%$ above the programmed VID level.

The over-voltage condition is latched, disabling normal PWM operation, and causing PGOOD to go low. The latch can only be reset by lowering and returning VCC high to initiate a POR and Soft-Start sequence.

During a latched over-voltage, the PWM outputs will be driven either low or three state, depending upon the VSEN input. PWM outputs are driven low when the VSEN pin detects that the CORE voltage is $15 \%$ above the programmed VID level. This condition drives the PWM outputs low, resulting in the lower or synchronous rectifier MOSFETs to conduct and shunt the CORE voltage to ground to protect the load.
If after this event, the CORE voltage falls below the overvoltage limit (plus some hysteresis), the PWM outputs will three state. The HIP6601 family drivers pass the three state information along, and shuts off both upper and lower MOSFETs. This prevents "dumping" of the output capacitors back through the lower MOSFETs, avoiding a possibly destructive ringing of the capacitors and output inductors. If the
conditions that caused the over-voltage still persist, the PWM outputs will be cycled between three state and $\mathrm{V}_{\text {CORE }}$ clamped to ground, as a hysteretic shunt regulator.

## Under-Voltage

The VSEN pin also detects when the CORE voltage falls more than $10 \%$ below the VID programmed level. This causes PGOOD to go low, but has no other effect on operation and is not latched. There is also hysteresis in this detection point.

## Over-Current

In the event of an over-current condition, the over-current protection circuit reduces the RMS current delivered to $41 \%$ of the current limit. When an over-current condition is detected, the controller forces all PWM outputs into a three state mode. This condition results in the gate driver removing drive to the output stages. The ISL6552 goes into a wait delay timing cycle that is equal to the Soft-Start ramp time. PGOOD also goes "low" during this time due to VSEN going below its threshold voltage. To lower the average output dissipation, the Soft-Start initial wait time is increased from 32 to 2048 cycles, then the Soft-Start ramp is initiated. At a PWM frequency of 200 kHz , for instance, an over-current detection would cause a dead time of 10.24 ms , then a ramp of 10.08 ms .

At the end of the delay, PWM outputs are restarted and the soft start ramp is initiated. If a short is present at that time, the cycle is repeated. This is the hiccup mode.

Figure 6 shows the supply shorted under operation and the hiccup operating mode described above. Note that due to the high short circuit current, over-current is detected before completion of the start-up sequence so the delay is not quite as long as the normal Soft-Start cycle.


HICCUP MODE. SUPPLY POWERED BY ATX SUPPLY
CORE LOAD CURRENT $=31 \mathrm{~A}, 5 \mathrm{~V}$ LOAD $=5 \mathrm{~A}$
SUPPLY FREQUENCY $=200 \mathrm{kHz}, \mathrm{V}_{\text {IN }}=\mathbf{1 2 V}$
ATX SUPPLY ACTIVATED BY ATX "PS-ON PIN"
FIGURE 6. SHORT APPLIED TO SUPPLY AFTER POWER-UP

## CORE Voltage Programming

The voltage identification pins (VID0, VID1, VID3, and VID25mV) set the CORE output voltage. Each VID pin is pulled to VCC by an internal $20 \mu \mathrm{~A}$ current source and accepts open-collector/open-drain/open-switch-to-ground or standard lowvoltage TTL or CMOS signals.

Table 1 shows the nominal DAC voltage as a function of the VID codes. The power supply system is $\pm 1 \%$ accurate over the operating temperature and voltage range.
tABLE 1. VOLTAGE IDENTIFICATION CODES

| VOLTAGE IDENTIFICATION CODE AT PROCESSOR PINS |  |  |  |  | $\begin{gathered} \mathrm{VCC} \\ \left(\mathrm{~V}_{\mathrm{DCORE}}\right) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VID25mV | VID3 | VID2 | VID1 | VIDO |  |
| 0 | 0 | 1 | 0 | 0 | 1.05 |
| 1 | 0 | 1 | 0 | 0 | 1.075 |
| 0 | 0 | 0 | 1 | 1 | 1.10 |
| 1 | 0 | 0 | 1 | 1 | 1.125 |
| 0 | 0 | 0 | 1 | 0 | 1.15 |
| 1 | 0 | 0 | 1 | 0 | 1.175 |
| 0 | 0 | 0 | 0 | 1 | 1.20 |
| 1 | 0 | 0 | 0 | 1 | 1.225 |
| 0 | 0 | 0 | 0 | 0 | 1.25 |
| 1 | 0 | 0 | 0 | 0 | 1.275 |
| 0 | 1 | 1 | 1 | 1 | 1.30 |
| 1 | 1 | 1 | 1 | 1 | 1.325 |
| 0 | 1 | 1 | 1 | 0 | 1.35 |
| 1 | 1 | 1 | 1 | 0 | 1.375 |
| 0 | 1 | 1 | 0 | 1 | 1.40 |
| 1 | 1 | 1 | 0 | 1 | 1.425 |
| 0 | 1 | 1 | 0 | 0 | 1.45 |
| 1 | 1 | 1 | 0 | 0 | 1.475 |
| 0 | 1 | 0 | 1 | 1 | 1.50 |
| 1 | 1 | 0 | 1 | 1 | 1.525 |
| 0 | 1 | 0 | 1 | 0 | 1.55 |
| 1 | 1 | 0 | 1 | 0 | 1.575 |
| 0 | 1 | 0 | 0 | 1 | 1.60 |
| 1 | 1 | 0 | 0 | 1 | 1.625 |
| 0 | 1 | 0 | 0 | 0 | 1.65 |
| 1 | 1 | 0 | 0 | 0 | 1.675 |
| 0 | 0 | 1 | 1 | 1 | 1.70 |
| 1 | 0 | 1 | 1 | 1 | 1.725 |
| 0 | 0 | 1 | 1 | 0 | 1.75 |
| 1 | 0 | 1 | 1 | 0 | 1.775 |
| 0 | 0 | 1 | 0 | 1 | 1.80 |
| 1 | 0 | 1 | 0 | 1 | 1.825 |



FIGURE 7. SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM SHOWING CURRENT AND VOLTAGE SAMPLING

## Current Sensing and Balancing

## Overview

The ISL6552 samples the on-state voltage drop across each synchronous rectifier FET, Q2, as an indication of the inductor current in that phase, see Figure 7. Neglecting AC effects (to be discussed later), the voltage drop across Q2 is simply $r_{\mathrm{DS}}(\mathrm{ON})(\mathrm{Q} 2) \mathrm{x}$ inductor current $\left(\mathrm{I}_{\mathrm{L}}\right)$. Note that $\mathrm{I}_{\mathrm{L}}$, the inductor current, is either $1 / 2,1 / 3$, or $1 / 4$ of the total current ( $l_{L T}$ ), depending on how many phases are in use.

The voltage at Q2's drain, the PHASE node, is applied to the $\mathrm{R}_{\text {ISEN }}$ resistor to develop the I ISEN current to the ISL6552 ISEN pin. This pin is held at virtual ground, so the current through $R_{\text {ISEN }}$ is $I_{L} \times r_{D S}(O N)(Q 2) / R_{I S E N}$.

The I ISEN current provides information to perform the following functions:

1. Detection of an over-current condition
2. Reduce the regulator output voltage with increasing load current (droop)
3. Balance the $I_{L}$ currents in multiple channels

## Over-Current, Selecting $R_{\text {ISEN }}$

The current detected through the $R_{\text {ISEN }}$ resistor is averaged with the current(s) detected in the other 1,2 , or 3 channels. The averaged current is compared with a trimmed, internally generated current, and used to detect an over-current condition.

The nominal current through the $\mathrm{R}_{\text {ISEN }}$ resistor should be $50 \mu \mathrm{~A}$ at full output load current, and the nominal trip point for over-current detection is $165 \%$ of that value, or $82.5 \mu \mathrm{~A}$. Therefore, $\mathrm{R}_{\text {ISEN }}=\mathrm{I}_{\mathrm{L}} \times \mathrm{r}_{\mathrm{DS}(\mathrm{ON})}(\mathrm{Q} 2) / 50 \mu \mathrm{~A}$.

For a full load of 25A per phase, and an $r_{\text {DS(ON) }}(\mathrm{Q} 2)$ of $4 \mathrm{~m} \Omega$, $R_{\text {ISEN }}=2 k \Omega$.

The over-current trip point would be $165 \%$ of 25 A , or $\sim 41 \mathrm{~A}$ per phase. The RISEN value can be adjusted to change the overcurrent trip point, but it is suggested to stay within $\pm 25 \%$ of nominal.

## Droop, Selection of $R_{I N}$

The average of the currents detected through the RISEN resistors is also steered to the FB pin. There is no DC return path connected to the FB pin except for $R_{I N}$, so the average current creates a voltage drop across $R_{I N}$. This drop increases the apparent $\mathrm{V}_{\text {CORE }}$ voltage with increasing load current, causing the system to decrease $\mathrm{V}_{\text {CORE }}$ to maintain balance at the FB pin. This is the desired "droop" voltage used to maintain $\mathrm{V}_{\text {CORE }}$ within limits under transient conditions.

With a high dv/dt load transient, typical of high performance microprocessors, the largest deviations in output voltage occur at the leading and trailing edges of the load transient. In order to fully utilize the output-voltage tolerance range, the output voltage is positioned in the upper half of the range when the output is unloaded and in the lower half of the range when the controller is
under full load. This droop compensation allows larger transient voltage deviations and thus reduces the size and cost of the output filter components.
$R_{\text {IN }}$ should be selected to give the desired "droop" voltage at the normal full load current $50 \mu \mathrm{~A}$ applied through the RISEN resistor (or at a different full load current if adjusted as outlined in the Over-Current, Selecting $R_{\text {ISEN }}$ section).
$\mathrm{R}_{\mathrm{IN}}=\mathrm{Vdroop} / 50 \mu \mathrm{~A}$
For a Vdroop of $80 \mathrm{mV}, \mathrm{R}_{\mathrm{IN}}=1.6 \mathrm{k} \Omega$
The AC feedback components, $\mathrm{R}_{\mathrm{FB}}$ and Cc , are scaled in relation to $\mathrm{R}_{\mathrm{IN}}$.

## Current Balancing

The detected currents are also used to balance the phase currents.

Each phase's current is compared to the average of all phase currents, and the difference is used to create an offset in that phase's PWM comparator. The offset is in a direction to reduce the imbalance.

The balancing circuit can not make up for a difference in $r_{\mathrm{DS}}(\mathrm{ON})$ between synchronous rectifiers. If a FET has a higher $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$, the current through that phase will be reduced.

Figures 8 and 9 show the inductor current of a two phase system without and with current balancing.

## Inductor Current

The inductor current in each phase of a multi-phase Buck converter has two components. There is a current equal to the load current divided by the number of phases ( $l_{\mathrm{LT}} / n$ ), and a sawtooth current, (iPK-PK) resulting from switching. The sawtooth component is dependent on the size of the inductors, the switching frequency of each phase, and the values of the input and output voltage. Ignoring secondary effects, such as series resistance, the peak to peak value of the sawtooth current can be described by:
$\mathrm{i}_{\text {PK-PK }}=\left(\mathrm{V}_{\text {IN }} \times \mathrm{V}_{\text {CORE }}-\mathrm{V}_{\text {CORE }}{ }^{2}\right) /\left(L \times \mathrm{F}_{\text {SW }} \times \mathrm{V}_{\text {IN }}\right)$
Where: $\quad V_{\text {CORE }}=D C$ value of the output or $V_{\text {ID }}$ voltage
$\mathrm{V}_{\text {IN }}=\mathrm{DC}$ value of the input or supply voltage
$\mathrm{L}=$ value of the inductor
$F_{\text {SW }}=$ switching frequency
Example: For $\mathrm{V}_{\text {CORE }}=1.6 \mathrm{~V}$,

$$
\begin{aligned}
\mathrm{V}_{\mathrm{IN}} & =12 \mathrm{~V}, \\
\mathrm{~L} & =1.3 \mu \mathrm{H} \\
\mathrm{~F}_{\mathrm{SW}} & =250 \mathrm{kHz}
\end{aligned}
$$

Then IPK-PK $=4.3 \mathrm{~A}$
The inductor, or load current, flows alternately from $\mathrm{V}_{\mathrm{IN}}$ through Q1 and from ground through Q2. The ISL6552 samples the on-state voltage drop across each Q2 transistor to indicate the inductor current in that phase. The voltage drop is sampled $1 / 3$ of a switching period, $i / F_{\text {SW }}$, after Q1 is turned OFF and Q2 is turned on. Because of the sawtooth current component, the sampled current is different from the average
current per phase. Neglecting secondary effects, the sampled current (ISAMPLE) can be related to the load current (lLT) by:
$I_{\text {SAMPLE }}=\mathrm{I}_{\mathrm{LT}} / \mathrm{n}+\left(\mathrm{V}_{\mathrm{IN}} \mathrm{V}_{\text {CORE }}-3 \mathrm{~V}_{\mathrm{CORE}^{2}}{ }^{2}\right) /\left(6 \mathrm{~L} \times \mathrm{F}_{\mathrm{SW}} \times \mathrm{V}_{\mathrm{IN}}\right)$
Where: $\quad l_{L T}=$ total load current

$$
\mathrm{n}=\text { the number of channels }
$$

Example: Using the previously given conditions, and
For $\quad I_{L T}=100 \mathrm{~A}$, $\mathrm{n}=4$
Then $\quad I_{\text {SAMPLE }}=25.49 \mathrm{~A}$


FIGURE 8. TWO CHANNEL MULTI-PHASE SYSTEM WITH CURRENT BALANCING DISABLED


FIGURE 9. TWO CHANNEL MULTI-PHASE SYSTEM WITH CURRENT BALANCING ENABLED

As discussed previously, the voltage drop across each Q2 transistor at the point in time when current is sampled is $r_{\text {DSON }}$ (Q2) x ISAMPLE. The voltage at Q2's drain, the PHASE node, is applied through the RISEN resistor to the ISL6552 ISEN pin. This pin is held at virtual ground, so the current into ISEN is:
$I_{\text {SENSE }}=I_{\text {SAMPLE }} \times r_{\text {DS(ON) }}(\mathrm{Q} 2) / R_{\text {ISEN }}$.
$\mathrm{R}_{\text {Isen }}=\mathrm{I}_{\text {SAMPLE }} \times \mathrm{r}_{\mathrm{DS}(\mathrm{ON})}(\mathrm{Q} 2) / 50 \mu \mathrm{~A}$

Example: From the previous conditions,

| where: | $I_{\text {LT }}$ | $=100 \mathrm{~A}$, |
| ---: | :--- | :--- |
|  | $I_{\text {SAMPLE }}$ | $=25.49 \mathrm{~A}$, |
| Then: | $\mathrm{r}_{\text {DS(ON }}(\mathrm{Q} 2)$ | $=4 \mathrm{~m} \Omega$ |
| $\mathrm{R}_{\text {ISEN }}$ | $=2.04 \mathrm{~K}$ and |  |
|  | $\mathrm{I}_{\text {CURRENT TRIP }}$ | $=165 \%$ |
|  | Short circuit $I_{\text {LT }}$ | $=165 \mathrm{~A}$. |

## Channel Frequency Oscillator

The channel oscillator frequency is set by placing a resistor, $R_{T}$, to ground from the FS/DIS pin. Figure 10 is a curve showing the relationship between frequency, $\mathrm{F}_{\mathrm{SW}}$, and resistor $\mathrm{R}_{\mathrm{T}}$. To avoid pickup by the FS/DIS pin, it is important to place this resistor next to the pin.

## Layout Considerations

MOSFETs switch very fast and efficiently. The speed with which the current transitions from one device to another causes voltage spikes across the interconnecting impedances and parasitic circuit elements. These voltage spikes can degrade efficiency, radiate noise into the circuit and lead to device over-voltage stress. Careful component layout and printed circuit design minimizes the voltage spikes in the converter. Consider, as an example, the turnoff transition of the upper PWM MOSFET. Prior to turnoff, the upper MOSFET was carrying channel current. During the turnoff, current stops flowing in the upper MOSFET and is picked up by the lower MOSFET. Any inductance in the switched current path generates a large voltage spike during the switching interval. Careful component selection, tight layout of the critical components, and short, wide circuit traces minimize the magnitude of voltage spikes. Contact Intersil for evaluation board drawings of the component placement and printed circuit board.

There are two sets of critical components in a DC-DC converter using a ISL6552 controller and a HIP6601 gate driver. The power components are the most critical because they switch large amounts of energy. Next are small signal components that connect to sensitive nodes or supply critical bypassing current and signal coupling.

The power components should be placed first. Locate the input capacitors close to the power switches. Minimize the length of the connections between the input capacitors, $\mathrm{C}_{\mathrm{IN}}$, and the power switches. Locate the output inductors and output capacitors between the MOSFETs and the load. Locate the gate driver close to the MOSFETs.

The critical small components include the bypass capacitors for VCC and PVCC on the gate driver ICs. Locate the bypass capacitor, $\mathrm{C}_{\mathrm{BP}}$, for the ISL6552 controller close to the device. It is especially important to locate the resistors associated with the input to the amplifiers close to their respective pins, since they represent the input to feedback amplifiers. Resistor $\mathrm{R}_{\mathrm{T}}$, that sets the oscillator frequency should also be located next to the associated pin. It is especially important to place the RSEN resistors at the respective terminals of the ISL6552.

A multi-layer printed circuit board is recommended. Figure 11 shows the connections of the critical components for one output channel of the converter. Note that capacitors $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUT }}$ could each represent numerous physical capacitors. Dedicate one solid layer, usually the middle layer of the PC board, for a ground plane and make all critical component ground connections with vias to this layer. Dedicate another solid layer as a power plane and break this plane into smaller islands of common voltage levels. Keep the metal runs from the PHASE terminal to output inductor short. The power plane should support the input power and output power nodes. Use copper filled polygons on the top and bottom circuit layers for the phase nodes. Use the remaining printed circuit layers for small signal wiring. The wiring traces from the driver IC to the MOSFET gate and source should be sized to carry at least one ampere of current.


FIGURE 10. RESISTANCE $R_{T}$ vs FREQUENCY

## Component Selection Guidelines

## Output Capacitor Selection

The output capacitor is selected to meet both the dynamic load requirements and the voltage ripple requirements. The load transient for the microprocessor CORE is characterized by high slew rate (di/dt) current demands. In general, multiple high quality capacitors of different size and dielectric are paralleled to meet the design constraints.

Modern microprocessors produce severe transient load rates. High frequency capacitors supply the initially transient current and slow the load rate-of-change seen by the bulk capacitors. The bulk filter capacitor values are generally determined by the ESR (effective series resistance) and voltage rating requirements rather than actual capacitance requirements.

High frequency decoupling capacitors should be placed as close to the power pins of the load as physically possible. Be careful not to add inductance in the circuit board wiring that could cancel the usefulness of these low inductance components. Consult with the manufacturer of the load on specific decoupling requirements.

Use only specialized low-ESR capacitors intended for switching-regulator applications for the bulk capacitors. The bulk capacitor's ESR determines the output ripple voltage and the initial voltage drop following a high slew-rate transient's edge. In most cases, multiple capacitors of small case size perform better than a single large case capacitor.

Bulk capacitor choices include aluminum electrolytic, OS-Con, Tantalum and even ceramic dielectrics. An aluminum electrolytic capacitor's ESR value is related to the case size with lower ESR available in larger case sizes. However, the equivalent series inductance (ESL) of these capacitors increases with case size and can reduce the usefulness of the capacitor to high slew-rate transient loading. Unfortunately, ESL is not a specified parameter. Consult the capacitor manufacturer and measure the capacitor's impedance with frequency to select a suitable component.

## Output Inductor Selection

One of the parameters limiting the converter's response to a load transient is the time required to change the inductor current. Small inductors in a multi-phase converter reduces the response time without significant increases in total ripple current.

The output inductor of each power channel controls the ripple current. The control IC is stable for channel ripple current
(peak-to-peak) up to twice the average current. A single channel's ripple current is approximately:

$$
\Delta \mathrm{I}=\frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~F}_{\mathrm{SW}} \times \mathrm{L}} \times \frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}
$$

The current from multiple channels tend to cancel each other and reduce the total ripple current. Figure 12 gives the total ripple current as a function of duty cycle, normalized to the parameter $(\mathrm{Vo}) /\left(\mathrm{LxF}_{\mathrm{SW}}\right)$ at zero duty cycle. To determine the total ripple current from the number of channels and the duty cycle, multiply the $y$-axis value by $(\mathrm{Vo}) /\left(\mathrm{LxF}_{\text {SW }}\right)$.

Small values of output inductance can cause excessive power dissipation. The ISL6552 is designed for stable operation for ripple currents up to twice the load current. However, for this condition, the RMS current is $115 \%$ above the value shown in the following MOSFET Selection and Considerations section. With all else fixed, decreasing the inductance could increase the power dissipated in the MOSFETs by $30 \%$.


FIGURE 11. RIPPLE CURRENT vs DUTY CYCLE


ISLAND ON POWER PLANE LAYER
$\nabla$ VIA CONNECTION TO GROUND PLANE
FIGURE 12. PRINTED CIRCUIT BOARD POWER PLANES AND ISLANDS

## Input Capacitor Selection

The important parameters for the bulk input capacitors are the voltage rating and the RMS current rating. For reliable operation, select bulk input capacitors with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and a voltage rating of 1.5 times is a conservative guideline. The RMS current required for a multi-phase converter can be approximated with the aid of Figure 13.


FIGURE 13. CURRENT MULTIPLIER vs DUTY CYCLE

First determine the operating duty ratio as the ratio of the output voltage divided by the input voltage. Find the Current Multiplier from the curve with the appropriate power channels. Multiply the current multiplier by the full load output current. The resulting value is the RMS current rating required by the input capacitor.

Use a mix of input bypass capacitors to control the voltage overshoot across the MOSFETs. Use ceramic capacitance for the high frequency decoupling and bulk capacitors to supply the RMS current. Small ceramic capacitors should be placed very close to the drain of the upper MOSFET to suppress the voltage induced in the parasitic circuit impedances.

For bulk capacitance, several electrolytic capacitors (Panasonic HFQ series or Nichicon PL series or Sanyo MV-GX or equivalent) may be needed. For surface mount designs, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating. These capacitors must be capable of handling the surge-current at power-up. The TPS series available from AVX, and the 593D series from Sprague are both surge current tested.

## MOSFET Selection and Considerations

In high-current PWM applications, the MOSFET power dissipation, package selection and heatsink are the dominant design factors. The power dissipation includes two loss components; conduction loss and switching loss. These losses are distributed between the upper and lower MOSFETs
according to duty factor (see the following equations). The conduction losses are the main component of power dissipation for the lower MOSFETs, Q2 and Q4 of Figure 1. Only the upper MOSFETs, Q1 and Q3 have significant switching losses, since the lower device turns on and off into near zero voltage.

The equations assume linear voltage-current transitions and do not model power loss due to the reverse-recovery of the lower MOSFETs body diode. The gate-charge losses are dissipated by the Driver IC and don't heat the MOSFETs. However, large gate-charge increases the switching time, tsw which increases the upper MOSFET switching losses. Ensure that both MOSFETs are within their maximum junction temperature at high ambient temperature by calculating the temperature rise according to package thermal-resistance specifications. A separate heatsink may be necessary depending upon MOSFET power, package type, ambient temperature and air flow.
$P_{\text {UPPER }}=\frac{\mathrm{I}_{\mathrm{O}}{ }^{2} \times \mathrm{r}_{\text {DS(ON }} \times \mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}}+\frac{\mathrm{I}_{\mathrm{O}} \times \mathrm{V}_{\text {IN }} \times \mathrm{t}_{\text {SW }} \times \mathrm{F}_{\text {SW }}}{2}$
$P_{\text {LOWER }}=\frac{\mathrm{I}_{\mathrm{O}}{ }^{2} \times \mathrm{r}_{\mathrm{DS}(\mathrm{ON})} \times\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right)}{\mathrm{V}_{\mathrm{IN}}}$
A diode, anode to ground, may be placed across Q2 and Q4 of Figure 1. These diodes function as a clamp that catches the negative inductor swing during the dead time between the turn off of the lower MOSFETs and the turn on of the upper MOSFETs. The diodes must be a Schottky type to prevent the lossy parasitic MOSFET body diode from conducting. It is usually acceptable to omit the diodes and let the body diodes of the lower MOSFETs clamp the negative inductor swing, but efficiency could drop one or two percent as a result. The diode's rated reverse breakdown voltage must be greater than the maximum input voltage.

## References

Intersil documents are available on the web at www.intersil.com/
[1] HIP6601/HIP6603 Data Sheet, Intersil Corporation, File No. 4819
[2] HIP6602 Data Sheet, Intersil Corporation, File No. 4838

## Small Outline Plastic Packages (SOIC)



| $0.25(0.010)$ |  |  |  |
| :--- | :--- | :--- | :--- |
| (IV) | C | A (IV) | B(S) |

M20.3 (JEDEC MS-013-AC ISSUE C) 20 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

|  | INCHES |  | MILLIMETERS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | MIN | MAX | MIN | MAX |  |  |  |  |  |  |  |  |  |  |
| A | 0.0926 | 0.1043 | 2.35 | 2.65 | - |  |  |  |  |  |  |  |  |  |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 | - |  |  |  |  |  |  |  |  |  |
| B | 0.014 | 0.019 | 0.35 | 0.49 | 9 |  |  |  |  |  |  |  |  |  |
| C | 0.0091 | 0.0125 | 0.23 | 0.32 | - |  |  |  |  |  |  |  |  |  |
| D | 0.4961 | 0.5118 | 12.60 | 13.00 | 3 |  |  |  |  |  |  |  |  |  |
| E | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 |  |  |  |  |  |  |  |  |  |
| e | 0.050 BSC |  | 1.27 BSC |  | - |  |  |  |  |  |  |  |  |  |
| H | 0.394 | 0.419 | 10.00 | 10.65 | - |  |  |  |  |  |  |  |  |  |
| h | 0.010 | 0.029 | 0.25 | 0.75 | 5 |  |  |  |  |  |  |  |  |  |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |  |  |  |  |  |  |  |  |  |
| N | 20 |  |  |  |  |  |  | 20 |  |  |  |  |  | 7 |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |  |  |  |  |  |  |  |  |  |

NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension " $D$ " does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension " $E$ " does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch )
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
© Copyright Intersil Americas LLC 2003-2004. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)


BOTTOM VIEW


ECTION "C-C"


FOR ODD TERMIIIAL/SIDE


FOR EVEN TERMINAL/SIIE

L20.5x5
20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220VHHC ISSUE C)

| SYMBOL | MILLIMETERS |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOMINAL | MAX |  |
| A | 0.80 | 0.90 | 1.00 | - |
| A1 | - | - | 0.05 | - |
| A2 | - | - | 1.00 | 9 |
| A3 | 0.20 REF |  |  | 9 |
| b | 0.23 | 0.28 | 0.38 | 5, 8 |
| D | 5.00 BSC |  |  | - |
| D1 | 4.75 BSC |  |  | 9 |
| D2 | 2.95 | 3.10 | 3.25 | 7, 8 |
| E | 5.00 BSC |  |  | - |
| E1 | 4.75 BSC |  |  | 9 |
| E2 | 2.95 | 3.10 | 3.25 | 7, 8 |
| e | 0.65 BSC |  |  | - |
| k | 0.25 | - | - | - |
| L | 0.35 | 0.60 | 0.75 | 8 |
| L1 | - | - | 0.15 | 10 |
| N | 20 |  |  | 2 |
| Nd | 5 |  |  | 3 |
| Ne | 5 |  |  | 3 |
| P | - | - | 0.60 | 9 |
| $\theta$ | - | - | 12 | 9 |

Rev. 3 10/02

## NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd and Ne refer to the number of terminals on each $D$ and $E$.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension $b$ applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
9. Features and dimensions A2, A3, D1, E1, P \& $\theta$ are present when Anvil singulation method is used and not present for saw singulation.
10. Depending on the method of lead termination at the edge of the package, a maximum 0.15 mm pull back (L1) maybe present. L minus L 1 to be equal to or greater than 0.3 mm .
